URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [or1k_startup/] [spi_flash_clgen.v] - Rev 42

Rev	Log message	Author	Age	Path
42	Fixed up to allow compilation with verilator. Mostly separation of modules into appropriate file names. However some vector declaration changes in the smii module has definitely broken it.	julius	5682d 08h	/test_project/trunk/rtl/verilog/components/or1k_startup/spi_flash_clgen.v
19	the rest of the design	unneback	5689d 17h	/test_project/trunk/rtl/verilog/components/or1k_startup/spi_clgen.v