URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [uart16550/] [uart_transmitter.v] - Rev 42

Rev	Log message	Author	Age	Path
42	Fixed up to allow compilation with verilator. Mostly separation of modules into appropriate file names. However some vector declaration changes in the smii module has definitely broken it.	julius	6022d 02h	/test_project/trunk/rtl/verilog/components/uart16550/uart_transmitter.v
33	Fixed up software linker script, and changed placement of vectors where necessary. Icarus tests up to mul-nocache-O2 works but had to re-enable MAC in or1200	julius	6024d 21h	/test_project/trunk/rtl/verilog/components/uart16550/uart_transmitter.v
18	the rest of the design	unneback	6029d 11h	/test_project/trunk/rtl/verilog/components/uart16550/uart_transmitter.v