URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [utils/] [or32-idecode/] [Makefile] - Rev 52

Rev	Log message	Author	Age	Path
45	Many updates including internal SRAM instead of SDRAM as default, so inclusion of the SRAM model, a new VMEM generation program, and script and testbench updates to allow the switching on and off for SDRAM, which as mentioned is now off by default	julius	5681d 05h	/test_project/trunk/sw/utils/or32-idecode/Makefile
31	Further progress with orpsoc test setup	julius	5691d 04h	/test_project/trunk/sw/utils/or32-idecode/Makefile
27	Adding OpenRISC instruction decode tool code	julius	5693d 15h	/test_project/trunk/sw/utils/or32-idecode/Makefile