OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [FT64v5/] [rtl/] [common/] [FT64_idecoder.v] - Rev 62

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 - three way code added
- fix data cache write hit update
robfinch 2256d 18h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
56 - fix instruction length robfinch 2257d 04h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
55 - compressed instructions
- task for enque
robfinch 2257d 17h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2259d 23h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
52 - updated to 10 queue entries robfinch 2260d 22h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2261d 20h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
50 - write buffering
- decoder
robfinch 2262d 21h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
49 - added write buffer
- config header
robfinch 2263d 17h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v
48 - added version five of the core robfinch 2266d 18h /thor/trunk/FT64v5/rtl/common/FT64_idecoder.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.