OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] [core/] [tv80_core.v] - Rev 96

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5642d 16h /tv80/trunk/rtl/core/tv80_core.v
89 RTL and environment fixes for nmi bug ghutchis 5662d 19h /tv80/trunk/rtl/core/tv80_core.v
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5664d 10h /tv80/trunk/rtl/core/tv80_core.v
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5679d 18h /tv80/trunk/rtl/core/tv80_core.v
84 New directory structure. root 5903d 05h /tv80/trunk/rtl/core/tv80_core.v
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7406d 21h /tv80/trunk/rtl/core/tv80_core.v
24 tv80s.v ghutchis 7520d 07h /tv80/trunk/rtl/core/tv80_core.v
22 Changed starting state for one-hot tstate ghutchis 7532d 21h /tv80/trunk/rtl/core/tv80_core.v
21 Replaced encoded states with one-hot ghutchis 7533d 22h /tv80/trunk/rtl/core/tv80_core.v
2 Initial commit ghutchis 7661d 22h /tv80/trunk/rtl/core/tv80_core.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.