OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 45

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 added pipeline stage for egress FIFO readot unneback 5371d 04h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
39 updated FIFO and SDR 16 unneback 5372d 06h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
37 unneback 5375d 04h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
35 work for limited test case unneback 5375d 12h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
33 work for limited test case, no cke inhibit for fifo empty unneback 5375d 15h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5380d 12h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5384d 14h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
25 unneback 5390d 07h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5390d 18h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5400d 07h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5413d 13h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
17 Modified rtl Makefile and tb_defines.v mikaeljf 5416d 12h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5417d 13h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5507d 18h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
11 Initial version with support for DDR mikaeljf 5518d 06h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
6 unneback 5641d 11h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
5 pass initial testing unneback 5641d 11h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
4 unneback 5642d 14h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
3 unneback 5642d 17h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
2 initial unneback 5648d 15h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.