OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 76

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 Minor update of rtl Makefile. mikaeljf 5192d 03h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5192d 04h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5192d 05h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
69 mikaeljf 5196d 08h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5198d 23h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5203d 07h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
50 Fixed up make file - THIS MAY BREAK THINGS, but it's a lot neater and easier to use, also dependencies are now properly configured, and we don't remake things unecessarily julius 5210d 01h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
49 Added versatile_fifo_dual_port_ram_dc_sw.v rule to makefile, getting it from versatile fifo project julius 5210d 02h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
42 added pipeline stage for egress FIFO readot unneback 5212d 19h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
39 updated FIFO and SDR 16 unneback 5213d 21h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
37 unneback 5216d 19h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
35 work for limited test case unneback 5217d 03h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
33 work for limited test case, no cke inhibit for fifo empty unneback 5217d 06h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5222d 03h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5226d 05h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
25 unneback 5231d 22h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5232d 09h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5241d 22h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5255d 04h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile
17 Modified rtl Makefile and tb_defines.v mikaeljf 5258d 03h /versatile_mem_ctrl/trunk/rtl/verilog/Makefile

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.