OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] [vga_lcd/] [trunk/] [bench/] [verilog/] [wb_slv_model.v] - Rev 62

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 New directory structure. root 5590d 07h /vga_lcd/trunk/bench/verilog/wb_slv_model.v
52 Numerous updates and added checks rherveille 7724d 08h /vga_lcd/trunk/bench/verilog/wb_slv_model.v
29 Added wb_ack delay section to testbench rherveille 8178d 12h /vga_lcd/trunk/bench/verilog/wb_slv_model.v
16 - Changed Directory Structure
- Added verilog Source Code
- Changed IO pin names and defines statements
rudi 8348d 12h /vga_lcd/trunk/bench/verilog/wb_slv_model.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.