OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [rbus/] [rb_sres_or_mon.vhd] - Rev 40

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Tag final OpenCores release w11a_V0.74 wfjm 2804d 21h /w11/tags/w11a_V0.74/rtl/vlib/rbus/rb_sres_or_mon.vhd
35 - Add Arty support (BRAM only)
- Add sysmon/xadc support (for nexys4,basys3,arty designs)
- Add Vivado simulator support (DPI not yet working)
wfjm 3071d 23h /w11/tags/w11a_V0.74/rtl/vlib/rbus/rb_sres_or_mon.vhd
29 - added support for Vivado
- added support for Nexys4 and Basys3 boards
- added RL11 disk support
- lots of documentation updated
wfjm 3447d 19h /w11/tags/w11a_V0.74/rtl/vlib/rbus/rb_sres_or_mon.vhd
9 - interim release w11a_V0.52 (untagged)
- migrate to rbus protocol verion 3
- reorganize rbus and rlink modules, many renames
wfjm 4975d 01h /w11/tags/w11a_V0.74/rtl/vlib/rbus/rb_sres_or_mon.vhd
8 - interim release w11a_V0.51 (untagged)
- migrate to ibus protocol verion 2
- nexys2 systems now with DCM derived system clock supported
- sys_w11a_n2 now runs with 58 MHz clksys
wfjm 5010d 15h /w11/tags/w11a_V0.74/rtl/vlib/rbus/rb_sres_or_mon.vhd
2 initial source upload (no docs yet) wfjm 5151d 20h /w11/tags/w11a_V0.74/rtl/vlib/rbus/rb_sres_or_mon.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.