OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [serport/] [tb/] [tb_serport_uart_rxtx.vbom] - Rev 38

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Tag final OpenCores release w11a_V0.74 wfjm 2799d 01h /w11/tags/w11a_V0.74/rtl/vlib/serport/tb/tb_serport_uart_rxtx.vbom
36 - Code base cleaned-up for vivado, fsm now inferred
- xsim support complete (but many issues to be resolved yet)
- Added configurable w11a cache
- Removed some never documented and now strategically obsolete designs		 wfjm 2967d 02h /w11/tags/w11a_V0.74/rtl/vlib/serport/tb/tb_serport_uart_rxtx.vbom
35 - Add Arty support (BRAM only)
- Add sysmon/xadc support (for nexys4,basys3,arty designs)
- Add Vivado simulator support (DPI not yet working)		 wfjm 3066d 03h /w11/tags/w11a_V0.74/rtl/vlib/serport/tb/tb_serport_uart_rxtx.vbom
19 - interim release w11a_V0.562 (untagged)
- C++ and Tcl based backend server: many support classes for interfacing to
w11 system designs, and the associated Tcl bindings.
- add 'asm-11', a simple, Macro-11 syntax subset combatible, assembler.
- use now doxygen 1.8.3.1, generate c++,tcl, and vhdl source docs		 wfjm 4137d 01h /w11/tags/w11a_V0.74/rtl/vlib/serport/tb/tb_serport_uart_rxtx.vbom
17 - interim release w11a_V0.56 (untagged)
- re-organized handling of board and derived clocks in test benches
- added message filter definitions for some designs (.mfset files)
- added Cypress EZ-USB FX2 controller (USB interface)
- added firmware for EZ-USB FX2 supporting jtag access and data transfer
- FPGA configure over USB now supported directly in make build flow
- added test systems for USB testing and rlink over USB verification
- no functional change of w11a CPU core or any pre-existing test systems
- Note: Carefully read the disclaimer about usage of USB VID/PID numbers
in the file README_USB-VID-PID.txt. You'll be responsible for any
misuse of the defaults provided with the project sources !!		 wfjm 4237d 21h /w11/tags/w11a_V0.74/rtl/vlib/serport/tb/tb_serport_uart_rxtx.vbom
2 initial source upload (no docs yet) wfjm 5146d 00h /w11/tags/w11a_V0.74/rtl/vlib/serport/tb/tb_serport_uart_rxtx.vbom

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.