OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [simlib/] [simbus.vhd] - Rev 40

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Tag final OpenCores release w11a_V0.74 wfjm 2770d 03h /w11/tags/w11a_V0.74/rtl/vlib/simlib/simbus.vhd
37 - upgraded CRAM controller, now with 'page mode' support
- new test bench driver tbrun, give automatized test bench execution
wfjm 2827d 13h /w11/tags/w11a_V0.74/rtl/vlib/simlib/simbus.vhd
29 - added support for Vivado
- added support for Nexys4 and Basys3 boards
- added RL11 disk support
- lots of documentation updated
wfjm 3413d 02h /w11/tags/w11a_V0.74/rtl/vlib/simlib/simbus.vhd
17 - interim release w11a_V0.56 (untagged)
- re-organized handling of board and derived clocks in test benches
- added message filter definitions for some designs (.mfset files)
- added Cypress EZ-USB FX2 controller (USB interface)
- added firmware for EZ-USB FX2 supporting jtag access and data transfer
- FPGA configure over USB now supported directly in make build flow
- added test systems for USB testing and rlink over USB verification
- no functional change of w11a CPU core or any pre-existing test systems
- Note: Carefully read the disclaimer about usage of USB VID/PID numbers
in the file README_USB-VID-PID.txt. You'll be responsible for any
misuse of the defaults provided with the project sources !!
wfjm 4209d 00h /w11/tags/w11a_V0.74/rtl/vlib/simlib/simbus.vhd
2 initial source upload (no docs yet) wfjm 5117d 03h /w11/tags/w11a_V0.74/rtl/vlib/simlib/simbus.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.