OpenCores
URL https://opencores.org/ocsvn/wb_dma/wb_dma/trunk

Subversion Repositories wb_dma

[/] [wb_dma/] [trunk/] [sim/] [rtl_sim/] [bin/] [Makefile] - Rev 17

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 New directory structure. root 5723d 15h /wb_dma/trunk/sim/rtl_sim/bin/Makefile
16 - Updated make rules ... rudi 8317d 23h /wb_dma/trunk/sim/rtl_sim/bin/Makefile
9 Changed reset to active high. rudi 8464d 10h /wb_dma/trunk/sim/rtl_sim/bin/Makefile
8 - Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
- Added Section 3.10, describing DMA restart.
rudi 8487d 20h /wb_dma/trunk/sim/rtl_sim/bin/Makefile
6 Split up priority encoder modules to separate files rudi 8495d 17h /wb_dma/trunk/sim/rtl_sim/bin/Makefile
5 1) Changed Directory Structure
2) Added restart signal (REST)
rudi 8504d 17h /wb_dma/trunk/sim/rtl_sim/bin/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.