OpenCores
URL https://opencores.org/ocsvn/wishbone_bfm/wishbone_bfm/trunk

Subversion Repositories wishbone_bfm

[/] [wishbone_bfm/] [trunk/] [rtl/] [wb_master.vhd] - Rev 15

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 New directory structure. root 5794d 11h /wishbone_bfm/trunk/rtl/wb_master.vhd
13 This commit was generated by cvs2svn to compensate for changes in r12, which
included commits to RCS files with non-trunk default branches.
amulcock 6178d 02h /wishbone_bfm/trunk/rtl/wb_master.vhd
12 add block read and write 32 commands amulcock 6178d 02h /wishbone_bfm/trunk/rtl/wb_master.vhd
10 Add rmw 32 cycle amulcock 6184d 00h /wishbone_bfm/trunk/rtl/wb_master.vhd
8 change read procedure to return a variable , not a signal, as had a 'delta' problem. amulcock 6184d 01h /wishbone_bfm/trunk/rtl/wb_master.vhd
6 Add 32 bit slave memmory into the test bench architecture, and test out R32 and W32 commands amulcock 6185d 04h /wishbone_bfm/trunk/rtl/wb_master.vhd
2 Initial ideas, support W32 and R32 commands amulcock 6186d 02h /wishbone_bfm/trunk/rtl/wb_master.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.