OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [README.txt] - Rev 102

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Comment on latest RTL change for Progrm counter underflow/overflow error detect. rehayes 4195d 17h /xgate/trunk/README.txt
89 Code cleanup. rehayes 4620d 08h /xgate/trunk/README.txt
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5094d 16h /xgate/trunk/README.txt
77 Documentation update rehayes 5157d 12h /xgate/trunk/README.txt
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5180d 13h /xgate/trunk/README.txt
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5185d 14h /xgate/trunk/README.txt
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5186d 17h /xgate/trunk/README.txt
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5206d 14h /xgate/trunk/README.txt
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5223d 13h /xgate/trunk/README.txt
58 WISHBONE Bus update. rehayes 5275d 12h /xgate/trunk/README.txt
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5291d 16h /xgate/trunk/README.txt
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5307d 13h /xgate/trunk/README.txt
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5341d 10h /xgate/trunk/README.txt
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5342d 13h /xgate/trunk/README.txt
38 Nov 9 2009 update notes rehayes 5370d 17h /xgate/trunk/README.txt
23 Oct 7, 2009 Update rehayes 5403d 12h /xgate/trunk/README.txt
14 Sept 23 2009 Change update rehayes 5417d 13h /xgate/trunk/README.txt
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5430d 13h /xgate/trunk/README.txt
2 Initial Checkin rehayes 5438d 11h /xgate/trunk/README.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.