OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [README.txt] - Rev 102

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Comment on latest RTL change for Progrm counter underflow/overflow error detect. rehayes 4318d 04h /xgate/trunk/README.txt
89 Code cleanup. rehayes 4742d 18h /xgate/trunk/README.txt
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5217d 03h /xgate/trunk/README.txt
77 Documentation update rehayes 5279d 23h /xgate/trunk/README.txt
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5303d 00h /xgate/trunk/README.txt
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5308d 01h /xgate/trunk/README.txt
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5309d 03h /xgate/trunk/README.txt
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5329d 00h /xgate/trunk/README.txt
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5345d 23h /xgate/trunk/README.txt
58 WISHBONE Bus update. rehayes 5397d 23h /xgate/trunk/README.txt
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5414d 03h /xgate/trunk/README.txt
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5429d 23h /xgate/trunk/README.txt
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5463d 21h /xgate/trunk/README.txt
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5464d 23h /xgate/trunk/README.txt
38 Nov 9 2009 update notes rehayes 5493d 04h /xgate/trunk/README.txt
23 Oct 7, 2009 Update rehayes 5525d 23h /xgate/trunk/README.txt
14 Sept 23 2009 Change update rehayes 5540d 00h /xgate/trunk/README.txt
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5553d 00h /xgate/trunk/README.txt
2 Initial Checkin rehayes 5560d 21h /xgate/trunk/README.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.