OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [README.txt] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5418d 10h /xgate/trunk/README.txt
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5434d 07h /xgate/trunk/README.txt
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5468d 04h /xgate/trunk/README.txt
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5469d 07h /xgate/trunk/README.txt
38 Nov 9 2009 update notes rehayes 5497d 11h /xgate/trunk/README.txt
23 Oct 7, 2009 Update rehayes 5530d 06h /xgate/trunk/README.txt
14 Sept 23 2009 Change update rehayes 5544d 07h /xgate/trunk/README.txt
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5557d 07h /xgate/trunk/README.txt
2 Initial Checkin rehayes 5565d 05h /xgate/trunk/README.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.