OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [README.txt] - Rev 76

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5307d 00h /xgate/trunk/README.txt
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5312d 01h /xgate/trunk/README.txt
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5313d 04h /xgate/trunk/README.txt
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5333d 00h /xgate/trunk/README.txt
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5350d 00h /xgate/trunk/README.txt
58 WISHBONE Bus update. rehayes 5401d 23h /xgate/trunk/README.txt
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5418d 03h /xgate/trunk/README.txt
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5434d 00h /xgate/trunk/README.txt
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5467d 21h /xgate/trunk/README.txt
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5469d 00h /xgate/trunk/README.txt
38 Nov 9 2009 update notes rehayes 5497d 04h /xgate/trunk/README.txt
23 Oct 7, 2009 Update rehayes 5529d 23h /xgate/trunk/README.txt
14 Sept 23 2009 Change update rehayes 5544d 00h /xgate/trunk/README.txt
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5557d 00h /xgate/trunk/README.txt
2 Initial Checkin rehayes 5564d 22h /xgate/trunk/README.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.