OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] [xge_mac/] [trunk/] [rtl/] [verilog/] [tx_data_fifo.v] - Rev 25

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 Change interface to big endian, added serdes examples to testbench antanguay 5466d 09h /xge_mac/trunk/rtl/verilog/tx_data_fifo.v
7 New directory structure. root 5744d 18h /xge_mac/trunk/rtl/verilog/tx_data_fifo.v
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 6021d 02h /xge_mac/trunk/rtl/verilog/tx_data_fifo.v
2 Initial revision antanguay 6027d 06h /xge_mac/trunk/rtl/verilog/tx_data_fifo.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.