URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] [sdramsim.cpp] - Rev 118

Rev	Log message	Author	Age	Path
37	These fixes were necessary to get the SDRAM into a working simulation capability. It is finally what it was supposed to be: cycle accurate. Sadly, to do this, I did need to make a subtle change to rtl/wbsdram.v. (I was having a problem with external input clocking in Verilator. This fixes it--but its a Verilator only change--to rtl/wbsdram.v that is.)	dgisselq	3183d 05h	/xulalx25soc/trunk/bench/cpp/sdramsim.cpp
4	Here's an initial, albeit incomplete, build.	dgisselq	3257d 23h	/xulalx25soc/trunk/bench/cpp/sdramsim.cpp