OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [rtl/] [busmaster.v] - Rev 107

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Minor, inconsequential changes. dgisselq 3061d 22h /xulalx25soc/trunk/rtl/busmaster.v
101 Fixed the `defines at the top so that this can be built without any CPU.
This was then used to measure the impact of the CPU on the entire build, as
you could now build with no CPU, and then with a CPU to compare.		 dgisselq 3061d 22h /xulalx25soc/trunk/rtl/busmaster.v
83 Fixes a bug in the LX9 build whereby the flash was never ever granted permission
to use the SPI port.		 dgisselq 3090d 03h /xulalx25soc/trunk/rtl/busmaster.v
74 Adds the SD-card capability, and connects the debug wires to/from the uartdev
in case it needs to be debugged.		 dgisselq 3090d 23h /xulalx25soc/trunk/rtl/busmaster.v
46 This is a bug fix release--fixing the bug that kept dumpsdram.cpp/wbsdram.v
from working when long pipelined reads were interrupted by the necessity of
a pair of refresh cycles.		 dgisselq 3169d 03h /xulalx25soc/trunk/rtl/busmaster.v
31 A bug fix, although one that rearranges the bus. The first four I/O locations
have been adjusted. The new locations are reflected in wishbone.html. In
addition, the PWM and UART devices no longer create bus errors when accessed.
Finally, this version uses a `define XULA25 to determine whether or not to build
for the XuLA2-LX9 or the XuLA2-LX25. If defined, it will build for the
XuLA2-LX25. If not, for the XuLA2-LX9. The ideal location for this define
would be to place it into your Xilinx configuration, should you wish to build
for the LX25.		 dgisselq 3181d 01h /xulalx25soc/trunk/rtl/busmaster.v
18 Got the bitfile back up to speed at 80 MHz. dgisselq 3247d 02h /xulalx25soc/trunk/rtl/busmaster.v
9 Bug fixes, optimizations, etc. as part of building for an actual hardware
implementation. Most notably, the speed was lowered from 80MHz down to
76 MHz.		 dgisselq 3249d 00h /xulalx25soc/trunk/rtl/busmaster.v
6 Initial file load, likely to be buggy, but the initial load nonetheless. dgisselq 3251d 20h /xulalx25soc/trunk/rtl/busmaster.v
2 A very first, albeit incomplete, build. dgisselq 3251d 21h /xulalx25soc/trunk/rtl/busmaster.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.