URL https://opencores.org/ocsvn/yac/yac/trunk

Subversion Repositories yac

[/] [yac/] [trunk/] [rtl/] [vhdl/] [cordic_iterative_int.vhd] - Rev 13

Rev	Log message	Author	Age	Path
13	Cleaned up some problems due to GIT sync	feddischson	3442d 21h	/yac/trunk/rtl/vhdl/cordic_iterative_int.vhd
7	Removed some bugs regarding pre-rotation and negative numbers in the wb wrapper	feddischson	3442d 21h	/yac/trunk/rtl/vhdl/cordic_iterative_int.vhd
4	Updated C and RTL model as well as the documentation	feddischson	3442d 21h	/yac/trunk/rtl/vhdl/cordic_iterative_int.vhd
3	initial commit	feddischson	3442d 21h	/yac/trunk/rtl/vhdl/cordic_iterative_int.vhd
2	First stable version: RTL model is verified with C-model via RTL simulations.	feddischson	3892d 08h	/yac/trunk/rtl/vhdl/cordic_iterative_int.vhd