OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] [cpp/] [div_tb.cpp] - Rev 182

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 Added timing checks on the busy and valid signals: either one of the two is
valid, or the whole is idle.
dgisselq 3095d 04h /zipcpu/trunk/bench/cpp/div_tb.cpp
147 Cleans up div_tb a bit, causing it to write SUCCESS out if successful and
abort if not.
dgisselq 3128d 02h /zipcpu/trunk/bench/cpp/div_tb.cpp
77 First check-in: the test bench for the divide instruction. dgisselq 3264d 07h /zipcpu/trunk/bench/cpp/div_tb.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.