OpenCores

URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] [cpp/] [zippy_tb.cpp] - Rev 34

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
34	Bunches of changes, although very little changed with the core itself. Regarding the core, some bugs were fixed within zipcpu.v (the CPU part of the core), so that the debugger can change the program counter. The debugger can now halt the CPU and then view, examine, and modify registers to include the program counter, although live changes to the CC register have not been tested. There was also a bug in the stall handling of the wishbone bus delay line. This has now been fixed. Moving outwards to the system, some parameters have been added to zipsystem to make it more configurable for whatever environment you might wish to place it within. Other minor clean ups have taken place, mostly to the internal documentation. Lots of changes, though, to the assembler. The big one is the implementation of #define macros, C style. Several buggy macros were in sys.i. These have been fixed. The Makefile has been adjusted so that the build of test.S, which depends upon sys.i, is now properly dependent upon sys.i for make purposes. Further, not only will zpp, the assembler preprocessor, handle #define macros, it will also recursive #defines. The assembler expression evaluator has also been updated to properly handle both operator precedence, as well as modulo arithmetic. The master system test file, test.S, found in the sw/zasm directory has been updated to reflect these new capabilities. (I really need to move it to the bench/asm directory, so you may expect that change sometime later.)	dgisselq	3386d 04h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp
27	The big change to the test bench code in this directory is the support for non-interactive operation. The test bench will now run in non-interactive mode until either the CPU HALT's or executes a BUSY instruction. A 'HALT' is deemed a test success, whereas a BUSY is deemed a test failure. A usage() statement now informs the user what commands are available while running the test bench interactively. (It looks a lot like the debugger looks like, should you manage to get that up and running.) The make file now also supports interactive and non-interactive testing via the 'make itest' and 'make test' targets respectively.	dgisselq	3389d 21h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp
11	This version works on an FPGA!!! (Or at least the wdt.S program passes ...)	dgisselq	3414d 11h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp
9	This checkin is the result of a watchdog timer test, and everything it took to get the watchdog timer working. The timer function was simplified, although it now uses a touch more resources--being able to count down 31 bits instead of 30. The parser was modified, since it couldn't handle storing to register plus offsets like it was supposed to be able to. The testbench, zippy_tb, was modified to accept an assembled machine code file such as I might place on a board to test it. Lots of work to get it working. Looking at the files below, it looks like I'll need a second check in to check in the watchdog timer test itself.	dgisselq	3415d 00h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp
8	Fixed the rotate left instruction to work in the zasm parser, and to be properly referenced in the simulator. The instruction set documentation was also adjusted to reflect what the CPU actually does.	dgisselq	3415d 07h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp
4		dgisselq	3415d 08h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp
2	An initial load. No promises of what works or not, but this is where the project is at.	dgisselq	3416d 01h	/zipcpu/trunk/bench/cpp/zippy_tb.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.