OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [rtl/] [verilog/] [decoders.v] - Rev 14

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Improved speed and reduced decoder complexity ale500 3589d 03h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
12 Fixed inc, dec, indirect indexed, mul, shifts, h flag ale500 3603d 03h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
11 Fixed inc, dec, clr direct, ext and ind, deca, decb ale500 3606d 23h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
10 Fixed several extended and indirect opcodes ale500 3610d 04h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
9 Implemented E flag, some minor optimizations ale500 3784d 03h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
6 Implemented CWAI. Minor optimizations ale500 3788d 23h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
5 EXG/TFR Implemented ale500 3789d 20h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
4 Bugfix and enhancements ale500 3791d 02h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v
2 Initial version ale500 3792d 23h /6809_6309_compatible_core/trunk/rtl/verilog/decoders.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.