OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 186

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5487d 04h /8051/trunk/
185 root 5543d 05h /oc8051/trunk/
184 initial inport. simont 7608d 10h /trunk/
181 Simulation reports added. simont 7621d 21h /trunk/
179 add /* synopsys xx_case */ to case statments. simont 7621d 22h /trunk/
178 x replaced with 0. simont 7622d 00h /trunk/
177 Fix bug in case of writing and reading from same address. simont 7633d 04h /trunk/
176 ram modules added. simont 7633d 06h /trunk/
175 initial inport. simont 7633d 06h /trunk/
174 ram modules added. simont 7633d 06h /trunk/
173 simualtion `ifdef added simont 7633d 06h /trunk/
172 BIST signals added. simont 7636d 05h /trunk/
171 fix bug in DA operation. simont 7644d 02h /trunk/
170 removing unused files. simont 7644d 03h /trunk/
169 remove unused files. simont 7644d 03h /trunk/
168 modify program list. simont 7644d 03h /trunk/
167 add readmem for ea. simont 7647d 09h /trunk/
166 Change test monitor from ports to external data memory. simont 7648d 02h /trunk/
165 remove dumpvars. simont 7648d 06h /trunk/
164 initial inport. simont 7648d 07h /trunk/
163 initial inport simont 7648d 07h /trunk/
162 initial inport. simont 7648d 07h /trunk/
161 fix file names. simont 7648d 08h /trunk/
160 initial inport. simont 7648d 08h /trunk/
159 initial inport. simont 7648d 08h /trunk/
158 fix bug. simont 7648d 08h /trunk/
157 change data output. simont 7648d 08h /trunk/
156 add FREQ paremeter. simont 7648d 08h /trunk/
155 add aditional tests. simont 7648d 08h /trunk/
154 File name fixed. simont 7649d 03h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.