OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [bench/] - Rev 186

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5483d 22h /8051/trunk/bench/
185 root 5539d 23h /8051/trunk/bench/
184 initial inport. simont 7605d 03h /8051/trunk/bench/
170 removing unused files. simont 7640d 21h /8051/trunk/bench/
169 remove unused files. simont 7640d 21h /8051/trunk/bench/
167 add readmem for ea. simont 7644d 03h /8051/trunk/bench/
166 Change test monitor from ports to external data memory. simont 7644d 20h /8051/trunk/bench/
165 remove dumpvars. simont 7645d 00h /8051/trunk/bench/
164 initial inport. simont 7645d 01h /8051/trunk/bench/
163 initial inport simont 7645d 01h /8051/trunk/bench/
157 change data output. simont 7645d 02h /8051/trunk/bench/
156 add FREQ paremeter. simont 7645d 02h /8051/trunk/bench/
155 add aditional tests. simont 7645d 02h /8051/trunk/bench/
130 prepared programs for new timing. simont 7685d 20h /8051/trunk/bench/
129 updated... simont 7685d 20h /8051/trunk/bench/
125 update, add prescaler, rclk, tclk. simont 7695d 03h /8051/trunk/bench/
124 add support for external rom from xilinx ramb4 simont 7695d 03h /8051/trunk/bench/
120 defines for pherypherals added simont 7701d 00h /8051/trunk/bench/
111 Remove instruction cache and wb_interface simont 7707d 18h /8051/trunk/bench/
103 rename signals simont 7708d 22h /8051/trunk/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.