OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [System09_Digilent_Atlys/] [system09.vhd] - Rev 185

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 Reverted back to the single-step version - something was broken davidgb 621d 09h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
175 Corrected RS-232 pin connections. Cleaned up code. Removed debug code.
System boots but the baud clock must be wrong - get garbage on hyperterm.
davidgb 621d 23h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
174 Added button debounce. Single-step button. multiplex LED to show nibbles of addr and data for debug. Confirmed that CPU is reading from sys09swt.vhd SBug ROM correctly. Still need to debug ACIA output. davidgb 622d 02h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
173 Add another 16k BRAM for 56K total memory davidgb 623d 22h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
170 More debugging. Can now see cpu_addr incrementing correctly.
Added 32k BRAM 0000-7FFF.
davidgb 624d 03h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
169 Fixed clock connection and reset button polarity. Debug LED counting and cpu_clk now indicates some activity. davidgb 624d 09h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
162 stripped down to most basic system (no vdu, keyboard, sdram, ide, etc). davidgb 624d 23h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
148 Check in Atlys work davidgb 868d 14h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd
141 Started work on version for Digilent Atlys SPARTAN6 board (does not build, just infrastructure to start the project) davidgb 904d 07h /System09/trunk/rtl/System09_Digilent_Atlys/system09.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.