OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [System09_Digilent_Atlys/] [system09.xise] - Rev 209

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
209 Started adding in keyboard (not tested).
Added in green-only VGA output thru Pmod port to PmodVGA J2 port.
Started working on HDMI output
davidgb 541d 16h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
192 Fixed part of the ACIA problem - the polarity of the NMI was wrong. Now get clean output but input to the ACIA is not working. davidgb 607d 15h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
185 Reverted back to the single-step version - something was broken davidgb 614d 16h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
175 Corrected RS-232 pin connections. Cleaned up code. Removed debug code.
System boots but the baud clock must be wrong - get garbage on hyperterm.
davidgb 615d 06h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
174 Added button debounce. Single-step button. multiplex LED to show nibbles of addr and data for debug. Confirmed that CPU is reading from sys09swt.vhd SBug ROM correctly. Still need to debug ACIA output. davidgb 615d 09h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
173 Add another 16k BRAM for 56K total memory davidgb 617d 05h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
170 More debugging. Can now see cpu_addr incrementing correctly.
Added 32k BRAM 0000-7FFF.
davidgb 617d 10h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
158 switch to stock SWT boot rom and flex9ram davidgb 618d 11h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
152 More atlys cleanup davidgb 861d 20h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
148 Check in Atlys work davidgb 861d 21h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
146 davidgb 863d 10h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise
141 Started work on version for Digilent Atlys SPARTAN6 board (does not build, just infrastructure to start the project) davidgb 897d 14h /System09/trunk/rtl/System09_Digilent_Atlys/system09.xise

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.