OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 Bug fixes for instruction simulator. ultra_embedded 3787d 06h /
32 Switch memory interfaces to Wishbone (pipelined).
Various bug fixes and improvements.		 ultra_embedded 3787d 07h /
31 Improvements to the execute stage logic. ultra_embedded 3807d 07h /
30 Fix verilog issues which break in XST. ultra_embedded 3891d 10h /
29 Added top level makefile ultra_embedded 3891d 13h /
28 Added instruction set simulator ultra_embedded 3891d 13h /
27 Initial drop of AltOR32 v2 ultra_embedded 3892d 06h /
26 Prepare for new release ultra_embedded 3892d 07h /
25 Added Papilio Pro (XC6LX9) project.

http://papilio.gadgetfactory.net/index.php?n=Papilio.PapilioPro		 ultra_embedded 4087d 08h /
24 Re-sync from local repository. ultra_embedded 4087d 09h /
23 - Bootloader code clean-up. ultra_embedded 4325d 10h /
22 - Added RTOS example project. ultra_embedded 4325d 10h /
21 - Added RTOS with port for AltOR32. ultra_embedded 4325d 11h /
20 - Added GPIO peripheral (with interrupt support). ultra_embedded 4325d 12h /
19 - IRQ_STATUS now reports all interrupts regardless of IRQ_MASK status. ultra_embedded 4325d 12h /
18 - Fixed sign extension handling of some l.sf**ui instructions. ultra_embedded 4330d 03h /
17 - Option to specify IRQ vector offset. ultra_embedded 4333d 03h /
16 - Clean-up. ultra_embedded 4333d 03h /
15 - Improved peripheral register interface.
- Papilio XC3S250E FPGA project now uses pipelined core @ 32MHz.		 ultra_embedded 4333d 10h /
14 Added initial version of pipelined AltOR32 core. ultra_embedded 4333d 14h /
13 Fixed l.lhs sign extension bug.
Removed duplicate instruction definitions.		 ultra_embedded 4339d 13h /
12 - Removed broken memory stall signal support on basic implementation. ultra_embedded 4353d 03h /
11 - Added missing library file. ultra_embedded 4354d 06h /
10 - Added example Papilio One (XC3S250E) project.
Contains bootloader accessible via USB uart @ 115200.		 ultra_embedded 4354d 06h /
9 - Added bin->Xilinx blockRAM init tool. ultra_embedded 4354d 06h /
8 - Added X-Modem bootloader ultra_embedded 4354d 06h /
7 - Fixed verilator makefile. ultra_embedded 4354d 06h /
6 - Simplified interrupt handling
- Added optional boot address argument		 ultra_embedded 4354d 06h /
5 Added verilator simulation.
Added basic peripherals & soc.		 ultra_embedded 4356d 01h /
4 Added initial basic core RTL implementation (non-pipelined). ultra_embedded 4356d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.