OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 - Added GPIO peripheral (with interrupt support). ultra_embedded 4309d 14h /altor32/trunk/
19 - IRQ_STATUS now reports all interrupts regardless of IRQ_MASK status. ultra_embedded 4309d 14h /altor32/trunk/
18 - Fixed sign extension handling of some l.sf**ui instructions. ultra_embedded 4314d 04h /altor32/trunk/
17 - Option to specify IRQ vector offset. ultra_embedded 4317d 04h /altor32/trunk/
16 - Clean-up. ultra_embedded 4317d 04h /altor32/trunk/
15 - Improved peripheral register interface.
- Papilio XC3S250E FPGA project now uses pipelined core @ 32MHz.
ultra_embedded 4317d 11h /altor32/trunk/
14 Added initial version of pipelined AltOR32 core. ultra_embedded 4317d 15h /altor32/trunk/
13 Fixed l.lhs sign extension bug.
Removed duplicate instruction definitions.
ultra_embedded 4323d 15h /altor32/trunk/
12 - Removed broken memory stall signal support on basic implementation. ultra_embedded 4337d 04h /altor32/trunk/
11 - Added missing library file. ultra_embedded 4338d 07h /altor32/trunk/
10 - Added example Papilio One (XC3S250E) project.
Contains bootloader accessible via USB uart @ 115200.
ultra_embedded 4338d 07h /altor32/trunk/
9 - Added bin->Xilinx blockRAM init tool. ultra_embedded 4338d 07h /altor32/trunk/
8 - Added X-Modem bootloader ultra_embedded 4338d 07h /altor32/trunk/
7 - Fixed verilator makefile. ultra_embedded 4338d 07h /altor32/trunk/
6 - Simplified interrupt handling
- Added optional boot address argument
ultra_embedded 4338d 07h /altor32/trunk/
5 Added verilator simulation.
Added basic peripherals & soc.
ultra_embedded 4340d 03h /altor32/trunk/
4 Added initial basic core RTL implementation (non-pipelined). ultra_embedded 4340d 03h /altor32/trunk/
3 Added top level makefile.
Builds simulator & executes basic test image.
ultra_embedded 4344d 09h /altor32/trunk/
2 Added a simple simulator for OpenRisc 1000, where only the essential instructions have been implemented.

Runs code compiled with the following flags:
-msoft-div -msoft-float -msoft-mul -mno-ror -mno-cmov -mno-sext
ultra_embedded 4344d 09h /altor32/trunk/
1 The project and the structure was created root 4345d 06h /altor32/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.