OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [rtl/] [cpu/] - Rev 38

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 - Add icarus sim test
- Adopt consistent naming scheme
- Simplify instruction cache
ultra_embedded 3676d 06h /altor32/trunk/rtl/cpu/
36 Various performance improvements and bug fixes. ultra_embedded 3681d 19h /altor32/trunk/rtl/cpu/
32 Switch memory interfaces to Wishbone (pipelined).
Various bug fixes and improvements.
ultra_embedded 3774d 23h /altor32/trunk/rtl/cpu/
31 Improvements to the execute stage logic. ultra_embedded 3794d 23h /altor32/trunk/rtl/cpu/
30 Fix verilog issues which break in XST. ultra_embedded 3879d 02h /altor32/trunk/rtl/cpu/
27 Initial drop of AltOR32 v2 ultra_embedded 3879d 22h /altor32/trunk/rtl/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.