OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [rtl/] [cpu/] [altor32_writeback.v] - Rev 40

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 - Add support for 2 way instruction cache (not yet enabled)
- Bug fixes and tidy up
ultra_embedded 3660d 02h /altor32/trunk/rtl/cpu/altor32_writeback.v
37 - Add icarus sim test
- Adopt consistent naming scheme
- Simplify instruction cache
ultra_embedded 3674d 06h /altor32/trunk/rtl/cpu/altor32_writeback.v
36 Various performance improvements and bug fixes. ultra_embedded 3679d 19h /altor32/trunk/rtl/cpu/altor32_writeback.v
27 Initial drop of AltOR32 v2 ultra_embedded 3877d 23h /altor32/trunk/rtl/cpu/altor32_writeback.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.