OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 - Option to specify IRQ vector offset. ultra_embedded 4333d 13h /
16 - Clean-up. ultra_embedded 4333d 13h /
15 - Improved peripheral register interface.
- Papilio XC3S250E FPGA project now uses pipelined core @ 32MHz.		 ultra_embedded 4333d 20h /
14 Added initial version of pipelined AltOR32 core. ultra_embedded 4333d 23h /
13 Fixed l.lhs sign extension bug.
Removed duplicate instruction definitions.		 ultra_embedded 4339d 23h /
12 - Removed broken memory stall signal support on basic implementation. ultra_embedded 4353d 12h /
11 - Added missing library file. ultra_embedded 4354d 16h /
10 - Added example Papilio One (XC3S250E) project.
Contains bootloader accessible via USB uart @ 115200.		 ultra_embedded 4354d 16h /
9 - Added bin->Xilinx blockRAM init tool. ultra_embedded 4354d 16h /
8 - Added X-Modem bootloader ultra_embedded 4354d 16h /
7 - Fixed verilator makefile. ultra_embedded 4354d 16h /
6 - Simplified interrupt handling
- Added optional boot address argument		 ultra_embedded 4354d 16h /
5 Added verilator simulation.
Added basic peripherals & soc.		 ultra_embedded 4356d 11h /
4 Added initial basic core RTL implementation (non-pipelined). ultra_embedded 4356d 12h /
3 Added top level makefile.
Builds simulator & executes basic test image.		 ultra_embedded 4360d 17h /
2 Added a simple simulator for OpenRisc 1000, where only the essential instructions have been implemented.

Runs code compiled with the following flags:
-msoft-div -msoft-float -msoft-mul -mno-ror -mno-cmov -mno-sext		 ultra_embedded 4360d 17h /
1 The project and the structure was created root 4361d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.