OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 The mlas_bug testcase tried to use stack without setting stack pointer
register, causing unpredictable behavoiur.
The patch uses an expilict stack area for the test.
Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>		 csantifort 4027d 23h /amber/
69 Updated the spec for ISE 14.5, boot-loader-ethmac. csantifort 4028d 00h /amber/
68 Remove modelsim files. Only supporting Xilinx isim now. csantifort 4028d 00h /amber/
67 renamed boot-loader.c to boot-loader-serial.c csantifort 4028d 00h /amber/
66 Remove the stand-alone ethmac test. Use boot-loader-ethmac instead to verify ethmac functionality. csantifort 4028d 01h /amber/
65 Renamed boot-loader to boot-loader-serial csantifort 4028d 01h /amber/
64 Support latest Xilinx ISE 14.5 software. csantifort 4028d 01h /amber/
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.		 csantifort 4028d 05h /amber/
62 Added source for amber-pkt2mem csantifort 4180d 18h /amber/
61 Add new netowkr based boot loader.
Remove support for Virtex. Spartan 6 only now.		 csantifort 4315d 00h /amber/
60 Bug fix; removed a combinational loop from the a25_decode logic. csantifort 4532d 20h /amber/
59 Added modelsim script for reloading a wlf file after a simulation has been rerun. csantifort 4602d 17h /amber/
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 4602d 21h /amber/
57 Add some debug messages csantifort 4602d 21h /amber/
56 Remove the timeouts file from svn. Its an output file and gets now just gets created automatically
when sims are run for the first time.		 csantifort 4602d 21h /amber/
55 Added sudo to rm mnt command csantifort 4602d 21h /amber/
54 Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately
after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers
was selected for writing to for 1 clock cycle.		 csantifort 4619d 21h /amber/
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4634d 19h /amber/
52 Fixed typo in notes on creating DDR memory interfaces using coregen csantifort 4634d 19h /amber/
51 Revert vmlinux back to 48. csantifort 4675d 18h /amber/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.