OpenCores

URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] [ata/] [trunk/] [rtl/] - Rev 33

Filtering Options

Rev	Log message	Author	Age	Path
33	New directory structure.	root	5560d 11h	/ata/trunk/rtl/
32	Fixed a potential bug where the core was forced into an unknown state when an asynchronous reset was given without a running clock.	rherveille	8047d 00h	/trunk/rtl/
31	Changed internal counter libraries. Split counter.vhd into separate files. Core is in same state as Verilog version now.	rherveille	8126d 02h	/trunk/rtl/
27	renamed all files to 'atahost_***.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8136d 15h	/trunk/rtl/
26	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8136d 15h	/trunk/rtl/
25	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd' core is now equivalent to verilog version	rherveille	8136d 15h	/trunk/rtl/
24	Initial Verilog HDL release	rherveille	8136d 16h	/trunk/rtl/
23	Moved wishbone interface into 'atahost_wb_slave.v' Major revisions in all cores.	rherveille	8136d 16h	/trunk/rtl/
22	Added disclaimer Added CVS information Changed core for new internal counter libraries (synthesis fixes).	rherveille	8138d 19h	/trunk/rtl/
20	Some minor bug fixes	rherveille	8252d 15h	/trunk/rtl/
19	Changed RST_LVL define to parameter. Removed atahost_define.v	rherveille	8261d 21h	/trunk/rtl/
18	Changed dd_padoen_o portname into dd_pad_oe_o, because it is active high.	rherveille	8290d 00h	/trunk/rtl/
17	Changed top-level. Made asynchronous reset programmable.	rherveille	8295d 21h	/trunk/rtl/
16	- Added Test Bench - Added Synthesis scripts for Design Compiler - Fixed minor bug in atahost_top	rudi	8322d 20h	/trunk/rtl/
15	Changed filenames and top-level port names to be conform new OpenCores conventions	rherveille	8323d 18h	/trunk/rtl/
14	created new directory structure	rherveille	8335d 19h	/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.