URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] - Rev 30

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
30	Fixed data-latch bug (posedge ata_diow instead of negedge ata_diow).	rherveille	8111d 00h	/
29	no message	rherveille	8117d 15h	/
28	renamed IO names revised document	rherveille	8117d 15h	/
27	renamed all files to 'atahost_***.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8117d 15h	/
26	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8117d 15h	/
25	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd' core is now equivalent to verilog version	rherveille	8117d 15h	/
24	Initial Verilog HDL release	rherveille	8117d 15h	/
23	Moved wishbone interface into 'atahost_wb_slave.v' Major revisions in all cores.	rherveille	8117d 15h	/
22	Added disclaimer Added CVS information Changed core for new internal counter libraries (synthesis fixes).	rherveille	8119d 19h	/
21	Changed atahost_top pin-information.	rherveille	8119d 19h	/
20	Some minor bug fixes	rherveille	8233d 15h	/
19	Changed RST_LVL define to parameter. Removed atahost_define.v	rherveille	8242d 21h	/
18	Changed dd_padoen_o portname into dd_pad_oe_o, because it is active high.	rherveille	8271d 00h	/
17	Changed top-level. Made asynchronous reset programmable.	rherveille	8276d 21h	/
16	- Added Test Bench - Added Synthesis scripts for Design Compiler - Fixed minor bug in atahost_top	rudi	8303d 20h	/
15	Changed filenames and top-level port names to be conform new OpenCores conventions	rherveille	8304d 18h	/
14	created new directory structure	rherveille	8316d 19h	/
13	no message	rherveille	8316d 19h	/
12	Fixed some blocking versus non-blocking statement issues.	rherveille	8324d 00h	/
11	Created directory structure (documentation, vhdl, verilog)	rherveille	8334d 13h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ata

[/] - Rev 30

Filtering Options