OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 130

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 mbist signals updated according to newest convention markom 7513d 19h /
129 Error counters changed. mohor 7530d 04h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7530d 04h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7530d 04h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7531d 00h /
125 Synchronization changed, error counters fixed. mohor 7535d 06h /
124 ALTERA_RAM supported. mohor 7555d 12h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7562d 18h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7562d 18h /
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7562d 18h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7571d 15h /
119 Artisan RAMs added. mohor 7571d 15h /
118 Artisan RAM fixed (when not using BIST). mohor 7571d 15h /
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7571d 15h /
116 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7577d 09h /
115 Artisan ram instances added. simons 7577d 09h /
114 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7604d 09h /
113 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7604d 09h /
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7604d 09h /
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7606d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.