URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 133

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
133	This commit was manufactured by cvs2svn to create tag 'rel_19'.		7518d 11h	/
132	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7518d 11h	/
131	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7518d 11h	/
130	mbist signals updated according to newest convention	markom	7518d 11h	/
129	Error counters changed.	mohor	7534d 20h	/
128	This commit was manufactured by cvs2svn to create tag 'rel_18'.		7534d 20h	/
127	Fixing the core to be Bosch VHDL Reference compatible.	mohor	7534d 20h	/
126	Error counters fixed to be compatible with Bosch VHDL reference model. Small synchronization changes.	mohor	7535d 16h	/
125	Synchronization changed, error counters fixed.	mohor	7539d 22h	/
124	ALTERA_RAM supported.	mohor	7560d 04h	/
123	This commit was manufactured by cvs2svn to create tag 'rel_17'.		7567d 10h	/
122	This commit was manufactured by cvs2svn to create tag 'rel_16'.		7567d 10h	/
121	When detecting bus-free, signal bus_free_cnt_en was cleared to zero although the last sampled bit was zero instead of one.	mohor	7567d 10h	/
120	This commit was manufactured by cvs2svn to create tag 'rel_15'.		7576d 07h	/
119	Artisan RAMs added.	mohor	7576d 07h	/
118	Artisan RAM fixed (when not using BIST).	mohor	7576d 07h	/
117	Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need to be joined together on higher level.	mohor	7576d 07h	/
116	This commit was manufactured by cvs2svn to create tag 'rel_14'.		7582d 01h	/
115	Artisan ram instances added.	simons	7582d 01h	/
114	This commit was manufactured by cvs2svn to create tag 'rel_13'.		7609d 01h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories can

[/] - Rev 133

Filtering Options