OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [asyst_2/] - Rev 161

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5536d 20h /can/tags/asyst_2/
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7507d 10h /tags/asyst_2/
130 mbist signals updated according to newest convention markom 7507d 10h /trunk/
129 Error counters changed. mohor 7523d 19h /trunk/
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7523d 19h /trunk/
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7524d 15h /trunk/
125 Synchronization changed, error counters fixed. mohor 7528d 21h /trunk/
124 ALTERA_RAM supported. mohor 7549d 03h /trunk/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7556d 09h /trunk/
119 Artisan RAMs added. mohor 7565d 06h /trunk/
118 Artisan RAM fixed (when not using BIST). mohor 7565d 06h /trunk/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7565d 06h /trunk/
115 Artisan ram instances added. simons 7571d 00h /trunk/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7598d 00h /trunk/
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7600d 01h /trunk/
110 Fixed according to the linter. mohor 7600d 01h /trunk/
109 Fixed according to the linter. mohor 7600d 02h /trunk/
108 Fixed according to the linter. mohor 7600d 02h /trunk/
107 Fixed according to the linter. mohor 7600d 03h /trunk/
106 Unused signal removed. mohor 7606d 00h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.