URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_15/] - Rev 161

Rev	Log message	Author	Age	Path
161	New directory structure.	root	5536d 18h	/can/tags/rel_15/
120	This commit was manufactured by cvs2svn to create tag 'rel_15'.		7565d 03h	/tags/rel_15/
119	Artisan RAMs added.	mohor	7565d 03h	/trunk/
118	Artisan RAM fixed (when not using BIST).	mohor	7565d 03h	/trunk/
117	Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need to be joined together on higher level.	mohor	7565d 03h	/trunk/
115	Artisan ram instances added.	simons	7570d 21h	/trunk/
112	Tx and rx length are limited to 8 bytes regardless to the DLC value.	tadejm	7597d 22h	/trunk/
111	Fixed according to the linter. Case statement for data_out joined.	mohor	7599d 22h	/trunk/
110	Fixed according to the linter.	mohor	7599d 22h	/trunk/
109	Fixed according to the linter.	mohor	7599d 23h	/trunk/
108	Fixed according to the linter.	mohor	7600d 00h	/trunk/
107	Fixed according to the linter.	mohor	7600d 00h	/trunk/
106	Unused signal removed.	mohor	7605d 22h	/trunk/
104	Synchronization fixed. In some strange cases it didn't work according to the VHDL reference model.	tadejm	7606d 11h	/trunk/
102	Little fixes (to fix warnings).	mohor	7609d 02h	/trunk/
100	Synchronization changed.	mohor	7613d 04h	/trunk/
99	PCI_BIST replaced with CAN_BIST.	mohor	7613d 04h	/trunk/
97	Overrun fifo implemented with FFs, because it is not possible to create such a memory.	simons	7618d 15h	/trunk/
95	Virtual silicon ram instances added.	simons	7618d 16h	/trunk/
93	synthesis full_case parallel_case fixed.	mohor	7624d 04h	/trunk/