OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7561d 12h /can/trunk/
119 Artisan RAMs added. mohor 7570d 09h /can/trunk/
118 Artisan RAM fixed (when not using BIST). mohor 7570d 09h /can/trunk/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7570d 10h /can/trunk/
115 Artisan ram instances added. simons 7576d 03h /can/trunk/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7603d 04h /can/trunk/
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7605d 04h /can/trunk/
110 Fixed according to the linter. mohor 7605d 04h /can/trunk/
109 Fixed according to the linter. mohor 7605d 05h /can/trunk/
108 Fixed according to the linter. mohor 7605d 06h /can/trunk/
107 Fixed according to the linter. mohor 7605d 06h /can/trunk/
106 Unused signal removed. mohor 7611d 04h /can/trunk/
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.		 tadejm 7611d 17h /can/trunk/
102 Little fixes (to fix warnings). mohor 7614d 08h /can/trunk/
100 Synchronization changed. mohor 7618d 10h /can/trunk/
99 PCI_BIST replaced with CAN_BIST. mohor 7618d 10h /can/trunk/
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7623d 21h /can/trunk/
95 Virtual silicon ram instances added. simons 7623d 23h /can/trunk/
93 synthesis full_case parallel_case fixed. mohor 7629d 10h /can/trunk/
92 clkout is clk/2 after the reset. mohor 7629d 18h /can/trunk/
90 paralel_case and full_case compiler directives added to case statements. mohor 7630d 07h /can/trunk/
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.		 mohor 7631d 05h /can/trunk/
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.		 mohor 7631d 05h /can/trunk/
85 Typo fixed. mohor 7632d 20h /can/trunk/
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7634d 04h /can/trunk/
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7634d 04h /can/trunk/
82 Removed few signals. mohor 7634d 05h /can/trunk/
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.		 mohor 7634d 05h /can/trunk/
80 Form error was detected when stuff bit occured at the end of crc. mohor 7634d 05h /can/trunk/
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7635d 05h /can/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.