OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] - Rev 161

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 4613d 04h /can/trunk/
160 New tests for testing the bus-off. igorm 5662d 10h /trunk/
159 *** empty log message *** igorm 5950d 11h /trunk/
158 Fixing overrun problems. igorm 5950d 13h /trunk/
157 In "Extended mode" when dual filter was used and standard frame received,
upper nibble of the data was not filtered ok.
igorm 6044d 11h /trunk/
156 Wake-up interrupt was generated in some cases. igorm 6065d 09h /trunk/
155 rd_info_pointer fixed (fifo_empty was used instead of info_empty). igorm 6073d 15h /trunk/
154 irq is cleared after the release_buffer command. This bug was entered with
changes for the edge triggered interrupts.
igorm 6173d 09h /trunk/
153 Arbitration capture register changed. SW reset (setting the reset_mode bit)
doesn't work as HW reset.
igorm 6181d 04h /trunk/
152 Fixes for compatibility after the SW reset. igorm 6185d 11h /trunk/
151 When CAN was reset by setting the reset_mode signal in mode register, it
was possible that CAN was blocked for a short period of time. Problem
occured very rarly.
igorm 6188d 05h /trunk/
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 6207d 05h /trunk/
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 6209d 12h /trunk/
145 Arbitration bug fixed. igorm 6209d 17h /trunk/
143 Bit acceptance_filter_mode was inverted. igorm 6356d 09h /trunk/
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 6375d 08h /trunk/
140 I forgot to thange one signal name. igorm 6430d 06h /trunk/
139 Signal bus_off_on added. igorm 6430d 06h /trunk/
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 6469d 09h /trunk/
137 Header changed. mohor 6469d 09h /trunk/
136 Error counters changed. mohor 6469d 09h /trunk/
135 Header changed. mohor 6469d 09h /trunk/
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 6577d 07h /trunk/
130 mbist signals updated according to newest convention markom 6583d 18h /trunk/
129 Error counters changed. mohor 6600d 02h /trunk/
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 6600d 03h /trunk/
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 6600d 23h /trunk/
125 Synchronization changed, error counters fixed. mohor 6605d 05h /trunk/
124 ALTERA_RAM supported. mohor 6625d 11h /trunk/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 6632d 17h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.