OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 fixed missing carry flag for ROR instruction jsauermann 5204d 11h /
16 fixed missing RD_M signal for IN instruction jsauermann 5213d 12h /
15 fixed SP auto inc/dec problem jsauermann 5213d 14h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5215d 11h /
13 fixed fault in LDD/STD decoding jsauermann 5216d 11h /
12 fixed bug in decoding of I/O address for SP jsauermann 5217d 11h /
11 fixed fault is BSET/BCLR instruction jsauermann 5219d 11h /
10 wait decoder fault fixed jsauermann 5219d 16h /
9 renamed 'main' to 'hello' in build commands jsauermann 5220d 12h /
8 picture quality slightly improved jsauermann 5220d 17h /
7 support multiple port sizes in make_mem jsauermann 5220d 18h /
6 support multiple port sizes in make_mem jsauermann 5220d 19h /
5 support multiple port sizes in make_mem jsauermann 5220d 19h /
4 initial check-in jsauermann 5224d 15h /
3 initial check-in jsauermann 5224d 20h /
2 initial check-in jsauermann 5225d 13h /
1 The project and the structure was created root 5225d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.