OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5176d 04h /
20 readability of 95xx instructions improved jsauermann 5208d 01h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5208d 01h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5211d 03h /
17 fixed missing carry flag for ROR instruction jsauermann 5215d 01h /
16 fixed missing RD_M signal for IN instruction jsauermann 5224d 03h /
15 fixed SP auto inc/dec problem jsauermann 5224d 05h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5226d 01h /
13 fixed fault in LDD/STD decoding jsauermann 5227d 01h /
12 fixed bug in decoding of I/O address for SP jsauermann 5228d 01h /
11 fixed fault is BSET/BCLR instruction jsauermann 5230d 01h /
10 wait decoder fault fixed jsauermann 5230d 07h /
9 renamed 'main' to 'hello' in build commands jsauermann 5231d 03h /
8 picture quality slightly improved jsauermann 5231d 07h /
7 support multiple port sizes in make_mem jsauermann 5231d 09h /
6 support multiple port sizes in make_mem jsauermann 5231d 09h /
5 support multiple port sizes in make_mem jsauermann 5231d 09h /
4 initial check-in jsauermann 5235d 05h /
3 initial check-in jsauermann 5235d 10h /
2 initial check-in jsauermann 5236d 03h /
1 The project and the structure was created root 5236d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.