OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 5144d 05h /
24 write updated SP in interrupt opcode jsauermann 5168d 04h /
23 fixed bugs in interrupt vector jsauermann 5169d 07h /
22 aligned I/O port numbers to real mega8 jsauermann 5169d 12h /
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5171d 06h /
20 readability of 95xx instructions improved jsauermann 5203d 03h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5203d 03h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5206d 05h /
17 fixed missing carry flag for ROR instruction jsauermann 5210d 04h /
16 fixed missing RD_M signal for IN instruction jsauermann 5219d 05h /
15 fixed SP auto inc/dec problem jsauermann 5219d 07h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5221d 03h /
13 fixed fault in LDD/STD decoding jsauermann 5222d 03h /
12 fixed bug in decoding of I/O address for SP jsauermann 5223d 03h /
11 fixed fault is BSET/BCLR instruction jsauermann 5225d 04h /
10 wait decoder fault fixed jsauermann 5225d 09h /
9 renamed 'main' to 'hello' in build commands jsauermann 5226d 05h /
8 picture quality slightly improved jsauermann 5226d 10h /
7 support multiple port sizes in make_mem jsauermann 5226d 11h /
6 support multiple port sizes in make_mem jsauermann 5226d 11h /
5 support multiple port sizes in make_mem jsauermann 5226d 11h /
4 initial check-in jsauermann 5230d 08h /
3 initial check-in jsauermann 5230d 12h /
2 initial check-in jsauermann 5231d 05h /
1 The project and the structure was created root 5231d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.