OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] - Rev 52

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 add the macro DEBUG_OUTPUT for the general debug information output simon111 5124d 19h /csa/
51 remove the using to iverilog and veriwell simon111 5474d 21h /csa/
50 add some documents simon111 5475d 12h /csa/
49 group_decrypt module simulate success simon111 5481d 10h /csa/
48 improve key_schedule module simon111 5486d 09h /csa/
47 add bin prepare function simon111 5486d 13h /csa/
46 delete key_comupter module and testbench simon111 5486d 19h /csa/
45 improve makefile simon111 5488d 14h /csa/
44 improve some module , strip warnings simon111 5490d 09h /csa/
43 improve group_decrypt module simon111 5490d 11h /csa/
42 add group_decrypt module simon111 5490d 17h /csa/
41 add three moudule ts_serial_out ts_sync key_cnt simon111 5491d 06h /csa/
40 add timescale.v file and fix a bug in key_schedule module simon111 5491d 10h /csa/
39 add usb controler module simon111 5491d 14h /csa/
38 improve the ledseg control module
the register h must be 2bits width
simon111 5492d 08h /csa/
37 improve write_data systemcall, simon111 5492d 13h /csa/
36 improve read_date vpi sytemcall, add offset and size argument simon111 5492d 15h /csa/
35 csa cli support binary test data simon111 5492d 19h /csa/
34 add binary test date (only sw_sim now ) simon111 5492d 21h /csa/
33 improve ledseg controler module simon111 5493d 09h /csa/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.