OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5536d 19h /dbg_interface/tags/rel_19/
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7406d 04h /tags/rel_19/
126 run_sim.scr renamed to run_sim for VATS. mohor 7406d 04h /trunk/
124 Display for VATS added. mohor 7408d 00h /trunk/
123 All flipflops are reset. mohor 7408d 00h /trunk/
121 Port signals are all set to zero after reset. mohor 7411d 00h /trunk/
120 test stall_test added. mohor 7411d 03h /trunk/
119 cpu_stall_o activated as soon as bp occurs. mohor 7411d 04h /trunk/
117 Define name changed. mohor 7413d 00h /trunk/
116 Data latching changed when testing WB. mohor 7413d 00h /trunk/
115 More debug data added. mohor 7413d 04h /trunk/
114 CRC generation iand verification in bench changed. mohor 7413d 05h /trunk/
113 IDCODE test improved. mohor 7413d 06h /trunk/
112 dbg_tb_defines.v not used. mohor 7414d 01h /trunk/
111 Define tap_defines.v added to test bench. mohor 7414d 01h /trunk/
110 Waiting for "ready" improved. mohor 7414d 02h /trunk/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7414d 07h /trunk/
106 Sensitivity list updated. simons 7415d 05h /trunk/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7415d 20h /trunk/
102 New version. mohor 7415d 20h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.