OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_22/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5547d 01h /dbg_interface/tags/rel_22/
137 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7365d 05h /tags/rel_22/
136 Table describing chain codes added. igorm 7365d 05h /trunk/
135 'hz changed to 1'hz because Icarus complains. igorm 7368d 04h /trunk/
132 Documentation updated. Many missing things added. igorm 7369d 03h /trunk/
131 Documentation updated. Many missing things added. igorm 7369d 04h /trunk/
129 New documentation. mohor 7411d 02h /trunk/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7413d 10h /trunk/
126 run_sim.scr renamed to run_sim for VATS. mohor 7416d 10h /trunk/
124 Display for VATS added. mohor 7418d 06h /trunk/
123 All flipflops are reset. mohor 7418d 06h /trunk/
121 Port signals are all set to zero after reset. mohor 7421d 06h /trunk/
120 test stall_test added. mohor 7421d 09h /trunk/
119 cpu_stall_o activated as soon as bp occurs. mohor 7421d 10h /trunk/
117 Define name changed. mohor 7423d 06h /trunk/
116 Data latching changed when testing WB. mohor 7423d 06h /trunk/
115 More debug data added. mohor 7423d 10h /trunk/
114 CRC generation iand verification in bench changed. mohor 7423d 11h /trunk/
113 IDCODE test improved. mohor 7423d 12h /trunk/
112 dbg_tb_defines.v not used. mohor 7424d 07h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.