OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5542d 03h /dbg_interface/trunk/rtl/
152 CTRL READ fixed. Stall bit was not shifted out OK. Error appeared in last
check-in.
igorm 7339d 08h /trunk/rtl/
150 Zero is shifted out when CTRL_READ command is active. igorm 7340d 03h /trunk/rtl/
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7342d 09h /trunk/rtl/
146 Changes for the FormalPRO. igorm 7346d 05h /trunk/rtl/
144 Port names and defines for the supported CPUs changed. igorm 7346d 11h /trunk/rtl/
143 Signals for easier debugging removed. igorm 7346d 12h /trunk/rtl/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7347d 08h /trunk/rtl/
139 New release of the debug interface (3rd. release). igorm 7350d 02h /trunk/rtl/
138 Temp version before changing dbg interface. igorm 7356d 06h /trunk/rtl/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7408d 12h /trunk/rtl/
123 All flipflops are reset. mohor 7413d 09h /trunk/rtl/
121 Port signals are all set to zero after reset. mohor 7416d 09h /trunk/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7416d 12h /trunk/rtl/
117 Define name changed. mohor 7418d 08h /trunk/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7419d 15h /trunk/rtl/
106 Sensitivity list updated. simons 7420d 13h /trunk/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7421d 04h /trunk/rtl/
102 New version. mohor 7421d 05h /trunk/rtl/
101 Almost finished. mohor 7421d 06h /trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.