OpenCores
URL https://opencores.org/ocsvn/ddr3_synthesizable_bfm/ddr3_synthesizable_bfm/trunk

Subversion Repositories ddr3_synthesizable_bfm

[/] [ddr3_synthesizable_bfm/] [trunk/] [rtl/] [ddr3_simple4.v] - Rev 7

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
7 Fix CL,CWL and AL parameter slai 3956d 02h /ddr3_synthesizable_bfm/trunk/rtl/ddr3_simple4.v
6 Added Mode Register Value dump slai 3956d 03h /ddr3_synthesizable_bfm/trunk/rtl/ddr3_simple4.v
4 Added debug message for MR0 slai 3956d 09h /ddr3_synthesizable_bfm/trunk/rtl/ddr3_simple4.v
3 Added ability to handle up to 8 opened bank & uses DM signals slai 3957d 11h /ddr3_synthesizable_bfm/trunk/rtl/ddr3_simple4.v
2 Initial Check In slai 3957d 11h /ddr3_synthesizable_bfm/trunk/rtl/ddr3_simple4.v

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.